Design of robust and high-performance 1-bit CMOS Full Adder for nanometer design
Conference Publication ResearchOnline@JCUAbstract
Full-adders are the core element of the complex arithmetic circuits like addition, multiplication, division and exponentiation. Regarding to this importance, new idea and investigations for constructing full-adders are required. As far as related literature is concerned, generality and ease of use, as well as voltage and transistor scaling are considerable advantages of CMOS logic design versus other design style such as CPL specially when cell-based design are targeted. This paper proposes a novel, symmetric and efficient design for a CMOS 1-bit full-adder. Besides, another fully symmetric full-adder has been presented. Results and simulations demonstrate that the proposed design leads to an efficient full-adder in terms of power consumption, delay and area in comparison to a well-known conventional full-adder design. The post-layout simulations have been done by HSPICE with nanometer scale transistors considering all parasitic capacitors and resistors.
Journal
N/A
Publication Name
ISVLSI 08: IEEE Computer Society Annual Symposium on VLSI
Volume
N/A
ISBN/ISSN
978-0-7695-3291-2
Edition
N/A
Issue
N/A
Pages Count
6
Location
Montpelier, France
Publisher
Institute of Electrical and Electronics Engineers
Publisher Url
N/A
Publisher Location
Piscataway, NJ, USA
Publish Date
N/A
Url
N/A
Date
N/A
EISSN
N/A
DOI
10.1109/ISVLSI.2008.16