Abstract
We outline meta-encoding schemas for compiling nonmonotonic logic theories into Verilog HDL (Hardware Description Language) descriptions. These descriptions can be synthesized into gate level specifications for direct fabrication of silicon chips1. The method is applied for designing agent chips incorporating similar features found in the BDI (Belief, Desire, and Intention) and Brooks’ subsumption architectures.
Journal
N/A
Publication Name
AAMAS '06 Proceedings of the 5th International Joint Conference on Autonomous Agents and Multiagent Systems
Volume
N/A
ISBN/ISSN
1-59593-303-4
Edition
N/A
Issue
N/A
Pages Count
3
Location
Hakodate, Japan
Publisher
ACM
Publisher Url
N/A
Publisher Location
New York, USA
Publish Date
N/A
Url
N/A
Date
N/A
EISSN
N/A
DOI
10.1145/1160633.1160874